

FIG.1A FIG.1B (PRIOR ART)



Q79066----Filed December 24, 2003-----Sheets 2 of 9

FIG.2




Hisashi ISHIKAWA

"Semiconductor Memory Device and
Mount-Type Semiconductor Device"

Q79066----Filed December 24, 2003-----Sheets 3 of 9

FIG.3




Hisashi ISHIKAWA "Semiconductor Memory Device and

Mount-Type Semiconductor Device"
Q79066----Filed December 24, 2003-----Sheets 4 of 9

FIG.4


DDR 2



Hisashi ISHIKAWA "Semiconductor Memory Device and Mount-Type Semiconductor Device" Q79066----Filed December 24, 2003-----Sheets 5 of 9

FIG.5

FCRAM OR NWRAM




Hisashi ISHIKAWA


"Semiconductor Memory Device and Mount-Type Semiconductor Device"

Q79066----Filed December 24, 2003----Sheets 6 of 9

FIG.6







Hisashi ISHIKAWA

"Semiconductor Memory Device and Mount-Type Semiconductor Device"

Q79066----Filed December 24, 2003-----Sheets 8 of 9

	32 1 1	_			` &
I/O PIN U	USED PINS CLK CLK'CS' RAS'CAS'	CS' RAS' CAS	WE'CKE BAO BA1 AO A1 A2 A3 A4 A5 A6 A7 A8	Wil	ž-000 ,SDO SDO
define	1st CLK CLK' CS' Znd CLK CLK' CS'	SS, UNUSED	FN PD' BAO BA1 UA00 UA01 UA02 UA03 UA04 UA05 UA06 UA07 UA08 UA09 UA10 UA11 UA12 UA13 UA14 \times PD' \times \times LA00 LA01 LA02 LA03 LA04 LA05 LA06 LA07 LA08 \times \times \times W1 VW0	UNUSED	DOS DOS' DO0-7
READ	RDA CLK CLK' "L" LAL CLK CLK' "H"	#. 	"H" "H" BAO BA1 A(00) A(01) A(02) A(03) A(04) A(05) A(06) A(07) A(08) A(09) A(10) A(11) A(12) A(13) A(14) "H" BAO BA1 "0" "0" A(15) A(16) A(17) A(18) A(19) A(20) A(21) "0" "0" "0" "0" "0" "0" "0" "0"		08° 00-7
4 BURST WRITE	WRA CLK CLK' "L" LAL CLK CLK' "H"	- E	"L" "H" BAO BA1 A(00) A(01) A(02) A(03) A(04) A(05) A(06) A(07) A(08) A(09) A(10) A(11) A(12) A(13) A(14) "H" "H" BAO BA1 "O" "O" A(15) A(16) A(17) A(18) A(19) A(20) A(21) "O" "O" "O" "O" "O" "H"		08 08, 00-7
2 BURST WRITE FIRST HALF	WRA CLK CLK" "L" LAL CLK CLK" "H"	" - "H	"L" "H" BAO BA1 A(00) A(01) A(02) A(03) A(04) A(05) A(06) A(07) A(08) A(09) A(10) A(11) A(12) A(13) A(14) "H" "H" BAO BA1 "O" "O" A(15) A(16) A(17) A(18) A(19) A(20) A(21) "O" "O" "O" "O" "H" "L"		05 05' 00-7
2 BURST WRITE LAST HALF	WRA CLK CLK' "H" LAL CLK CLK' "H"		"L" "H" BAO BA1 A(00) A(01) A(02) A(03) A(04) A(05) A(05) A(07) A(08) A(09) A(10) A(11) A(12) A(13) A(14) "H" "H" BAO BA1 "O" "1" A(15) A(16) A(17) A(18) A(19) A(20) A(21) "O" "O" "O" "O" "O" "H" "H" "L" "H" "H" "T" "H" "H" BAO BA1 "O" "1" A(15) A(16) A(17) A(18) A(19) A(20) A(21) "O" "O" "O" "O" "O" "H" "L"		DS DS, 00-7
REF	WRA CLK CLK' "L" REF CLK CLK' "L"		"H" "H" "O" "O" "O" "O" "O" "O" "O" "O"		นใน นใน นใน
MRS	RDA CLK CLK'"L" MRS CLK CLK'"L"		"H" "H" "O" "O" "O" "O" "O" "O" "O" "O"		

Hisashi ISHIKAWA

"Semiconductor Memory Device and
Mount-Type Semiconductor Device"

Q79066----Filed December 24, 2003-----Sheets _____ of 9

	34 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	111111111111	-		_	1 1 8.	∞,
I/O PIN	USED PINS CLK CLK'CS' RAS'CAS'WE'CKE BAO BA1 AO A1 A2 A3 A4		A14	WG.	SS .	DOS DOS' DOO-7	0-7
define	1st CLK CLK' CS' RAS' CAS' WE' CKE BAO BA1 RA00 RA01 RA02 RA03 RA04 RA05 RA06 RA07 RA08 RA09 RA10 RA11 RA12 RA13 UNUSED 2nd CLK CLK' CS' RAS' CAS' WE' CKE BAO BA1 LA00 LA01 CA02 CA03 CA04 CA05 CA06 CA07 CA08 CA09 AP X X X	403 RAD4 RAD5 RAD6 RAD7 RAD8 RAD9 RA10 RA11 RA12 RA13 A03 CAD4 CAD5 CAD6 CAD7 CAD8 CAD9 AP X X X	3 UNUSED	X 0	SS	DOS' DOO-7	[7]
READ	ACT CLK CLK" "L"" "L"" "H"" "H"" "H" BAO BA1 A(00) A(01) A(02) A(03) A(04) A(05) A(06) A(07) A(08) A(09) A(10) A(11) A(12) A(13) RDA CLK CLK" "L"" "H"" "L"" "H"" BAO BA1 "O" "O" A(14) A(15) A(16) A(17) A(18) A(19) A(20) A(21) "H" "O" "O" "O" "O" "D" A(14) A(15) A(15) A(16) A(19) A(19) A(20) A(21) "H" "O" "O" "O" "O" "O" "O" "O" "O" "O"	A(00) A(01) A(02) A(03) A(04) A(05) A(06) A(07) A(08) A(09) A(10) A(11) A(12) A(13) "0" "0" A(14) A(15) A(16) A(17) A(18) A(19) A(20) A(21) "H" "0" "0" "0"		<u>"</u> ן"	જ	08, 00	7-00
4 BURST WRITE	ACT CLK CLK"L""L""H""H" BAO BA1 WTA CLK CLK"L""H""TL""H" BAO BA1	A(00) A(01) A(02) A(03) A(04) A(05) A(06) A(07) A(08) A(09) A(10) A(11) A(12) A(13) "0" "0" A(14) A(15) A(16) A(17) A(18) A(19) A(20) A(21) "H" "0" "0" "0"		" <u>]</u>	स्र	DS, 60	7-00
4 BURST WRITE FIRST HALF	ACT CLK CLK"L""L""H""H""H" WTA CLK CLK"L""H""L""L""H""H"	BAO BA1 A(00) A(01) A(02) A(03) A(04) A(05) A(06) A(07) A(08) A(09) A(10) A(11) A(12) A(13) BAO BA1 "0" "0" A(14) A(15) A(16) A(17) A(18) A(19) A(20) A(21) "H" "0" "0" "0"		"L→H"	প্র	2-00 ,50	[-]
4 BURST WRITE LAST HALF	ACT CLK CLK"L""L""H""H" BAO BA1	A(00) A(01) A(02) A(03) A(04) A(05) A(06) A(07) A(08) A(09) A(10) A(11) A(12) A(13) "0" "0" A(14) A(15) A(16) A(17) A(18) A(19) A(20) A(21) "H" "0" "0" "0"			8	00, 00	7-00
REF	REF CLK CLK' "L" "L" "L" "H" "H" "O" "O" "O" "O" "O" "O" "O" "O	0" "0" "0" "0" "0" "0" "0" "0" "0" "0"		"]"	"2"	22	"Z"
MRS	MRS CLK CLK' "L" "L" "L" "H"			<u>"</u>]"	2	Z.,Z.,	"Z"